hw/sparc: Mark SPARC-specific peripherals as big-endian
These devices are only used by the SPARC target, which is only built as big-endian. Therefore the DEVICE_NATIVE_ENDIAN definition expand to DEVICE_BIG_ENDIAN (besides, the DEVICE_LITTLE_ENDIAN case isn't tested). Simplify directly using DEVICE_BIG_ENDIAN. Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Manos Pitsidianakis <manos.pitsidianakis@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-ID: <20251224162642.90857-2-philmd@linaro.org>
This commit is contained in:
@@ -135,7 +135,7 @@ static void cs_mem_write(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps cs_mem_ops = {
|
||||
.read = cs_mem_read,
|
||||
.write = cs_mem_write,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
};
|
||||
|
||||
static const VMStateDescription vmstate_cs4231 = {
|
||||
|
||||
@@ -242,7 +242,7 @@ static void grlib_apbuart_write(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps grlib_apbuart_ops = {
|
||||
.write = grlib_apbuart_write,
|
||||
.read = grlib_apbuart_read,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
};
|
||||
|
||||
static void grlib_apbuart_realize(DeviceState *dev, Error **errp)
|
||||
|
||||
@@ -265,7 +265,7 @@ static void cg3_reg_write(void *opaque, hwaddr addr, uint64_t val,
|
||||
static const MemoryRegionOps cg3_reg_ops = {
|
||||
.read = cg3_reg_read,
|
||||
.write = cg3_reg_write,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 1,
|
||||
.max_access_size = 4,
|
||||
|
||||
@@ -452,7 +452,7 @@ static void tcx_dac_writel(void *opaque, hwaddr addr, uint64_t val,
|
||||
static const MemoryRegionOps tcx_dac_ops = {
|
||||
.read = tcx_dac_readl,
|
||||
.write = tcx_dac_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
@@ -533,7 +533,7 @@ static void tcx_rstip_writel(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps tcx_stip_ops = {
|
||||
.read = tcx_stip_readl,
|
||||
.write = tcx_stip_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.impl = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
@@ -547,7 +547,7 @@ static const MemoryRegionOps tcx_stip_ops = {
|
||||
static const MemoryRegionOps tcx_rstip_ops = {
|
||||
.read = tcx_stip_readl,
|
||||
.write = tcx_rstip_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.impl = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
@@ -633,7 +633,7 @@ static void tcx_rblit_writel(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps tcx_blit_ops = {
|
||||
.read = tcx_blit_readl,
|
||||
.write = tcx_blit_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.impl = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
@@ -647,7 +647,7 @@ static const MemoryRegionOps tcx_blit_ops = {
|
||||
static const MemoryRegionOps tcx_rblit_ops = {
|
||||
.read = tcx_blit_readl,
|
||||
.write = tcx_rblit_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.impl = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
@@ -713,7 +713,7 @@ static void tcx_thc_writel(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps tcx_thc_ops = {
|
||||
.read = tcx_thc_readl,
|
||||
.write = tcx_thc_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
@@ -734,7 +734,7 @@ static void tcx_dummy_writel(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps tcx_dummy_ops = {
|
||||
.read = tcx_dummy_readl,
|
||||
.write = tcx_dummy_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
|
||||
@@ -230,7 +230,7 @@ static void dma_mem_write(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps dma_mem_ops = {
|
||||
.read = dma_mem_read,
|
||||
.write = dma_mem_write,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
|
||||
@@ -330,7 +330,7 @@ static void grlib_irqmp_write(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps grlib_irqmp_ops = {
|
||||
.read = grlib_irqmp_read,
|
||||
.write = grlib_irqmp_write,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
|
||||
@@ -135,7 +135,7 @@ static void slavio_intctl_mem_writel(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_intctl_mem_ops = {
|
||||
.read = slavio_intctl_mem_readl,
|
||||
.write = slavio_intctl_mem_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
@@ -205,7 +205,7 @@ static void slavio_intctlm_mem_writel(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_intctlm_mem_ops = {
|
||||
.read = slavio_intctlm_mem_readl,
|
||||
.write = slavio_intctlm_mem_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
|
||||
@@ -232,7 +232,7 @@ static uint64_t ecc_mem_read(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps ecc_mem_ops = {
|
||||
.read = ecc_mem_read,
|
||||
.write = ecc_mem_write,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
|
||||
@@ -147,7 +147,7 @@ static uint64_t slavio_cfg_mem_readb(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_cfg_mem_ops = {
|
||||
.read = slavio_cfg_mem_readb,
|
||||
.write = slavio_cfg_mem_writeb,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 1,
|
||||
.max_access_size = 1,
|
||||
@@ -177,7 +177,7 @@ static uint64_t slavio_diag_mem_readb(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_diag_mem_ops = {
|
||||
.read = slavio_diag_mem_readb,
|
||||
.write = slavio_diag_mem_writeb,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 1,
|
||||
.max_access_size = 1,
|
||||
@@ -207,7 +207,7 @@ static uint64_t slavio_mdm_mem_readb(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_mdm_mem_ops = {
|
||||
.read = slavio_mdm_mem_readb,
|
||||
.write = slavio_mdm_mem_writeb,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 1,
|
||||
.max_access_size = 1,
|
||||
@@ -245,7 +245,7 @@ static uint64_t slavio_aux1_mem_readb(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_aux1_mem_ops = {
|
||||
.read = slavio_aux1_mem_readb,
|
||||
.write = slavio_aux1_mem_writeb,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 1,
|
||||
.max_access_size = 1,
|
||||
@@ -282,7 +282,7 @@ static uint64_t slavio_aux2_mem_readb(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_aux2_mem_ops = {
|
||||
.read = slavio_aux2_mem_readb,
|
||||
.write = slavio_aux2_mem_writeb,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 1,
|
||||
.max_access_size = 1,
|
||||
@@ -310,7 +310,7 @@ static uint64_t apc_mem_readb(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps apc_mem_ops = {
|
||||
.read = apc_mem_readb,
|
||||
.write = apc_mem_writeb,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 1,
|
||||
.max_access_size = 1,
|
||||
@@ -355,7 +355,7 @@ static void slavio_sysctrl_mem_writel(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_sysctrl_mem_ops = {
|
||||
.read = slavio_sysctrl_mem_readl,
|
||||
.write = slavio_sysctrl_mem_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
@@ -397,7 +397,7 @@ static void slavio_led_mem_writew(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_led_mem_ops = {
|
||||
.read = slavio_led_mem_readw,
|
||||
.write = slavio_led_mem_writew,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 2,
|
||||
.max_access_size = 2,
|
||||
|
||||
@@ -49,7 +49,7 @@ static void sun4v_rtc_write(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps sun4v_rtc_ops = {
|
||||
.read = sun4v_rtc_read,
|
||||
.write = sun4v_rtc_write,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
};
|
||||
|
||||
void sun4v_rtc_init(hwaddr addr)
|
||||
|
||||
@@ -332,7 +332,7 @@ static void grlib_gptimer_write(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps grlib_gptimer_ops = {
|
||||
.read = grlib_gptimer_read,
|
||||
.write = grlib_gptimer_write,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4,
|
||||
|
||||
@@ -329,7 +329,7 @@ static void slavio_timer_mem_writel(void *opaque, hwaddr addr,
|
||||
static const MemoryRegionOps slavio_timer_mem_ops = {
|
||||
.read = slavio_timer_mem_readl,
|
||||
.write = slavio_timer_mem_writel,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.endianness = DEVICE_BIG_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 8,
|
||||
|
||||
Reference in New Issue
Block a user