Files
qemu/include/hw
Wilfred Mallawa 28ca4689ae hw: timer: ibex_timer: Fixup reading w/o register
This change fixes a bug where a write only register is read.
As per https://docs.opentitan.org/hw/ip/rv_timer/doc/#register-table
the 'INTR_TEST0' register is write only.

Signed-off-by: Wilfred Mallawa <wilfred.mallawa@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-id: 20220110051606.4031241-1-alistair.francis@opensource.wdc.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2022-01-21 15:52:56 +10:00
..
2021-10-12 08:20:08 +02:00
2021-11-09 10:11:27 +01:00
2021-10-12 08:20:08 +02:00
2021-09-29 10:45:19 +02:00
2022-01-18 10:45:35 +01:00
2022-01-12 11:28:27 +01:00
2022-01-17 08:34:19 +01:00
2021-11-02 14:14:55 -04:00
2022-01-05 09:06:36 +01:00