62822fc7e0
This is the minimal change beginning with TARGET_ARCH in configs/targets/or1k-* from openrisc to or1k, then adjust TARGET_OR1K, QEMU_ARCH_OR1K, directory names, and meson.build to match. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-ID: <20260205030244.266447-2-richard.henderson@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
31 lines
763 B
C
31 lines
763 B
C
#ifndef QEMU_ARCH_INIT_H
|
|
#define QEMU_ARCH_INIT_H
|
|
|
|
|
|
enum {
|
|
QEMU_ARCH_ALL = -1,
|
|
QEMU_ARCH_ALPHA = (1 << 0),
|
|
QEMU_ARCH_ARM = (1 << 1),
|
|
QEMU_ARCH_I386 = (1 << 3),
|
|
QEMU_ARCH_M68K = (1 << 4),
|
|
QEMU_ARCH_MICROBLAZE = (1 << 6),
|
|
QEMU_ARCH_MIPS = (1 << 7),
|
|
QEMU_ARCH_PPC = (1 << 8),
|
|
QEMU_ARCH_S390X = (1 << 9),
|
|
QEMU_ARCH_SH4 = (1 << 10),
|
|
QEMU_ARCH_SPARC = (1 << 11),
|
|
QEMU_ARCH_XTENSA = (1 << 12),
|
|
QEMU_ARCH_OR1K = (1 << 13),
|
|
QEMU_ARCH_TRICORE = (1 << 16),
|
|
QEMU_ARCH_HPPA = (1 << 18),
|
|
QEMU_ARCH_RISCV = (1 << 19),
|
|
QEMU_ARCH_RX = (1 << 20),
|
|
QEMU_ARCH_AVR = (1 << 21),
|
|
QEMU_ARCH_HEXAGON = (1 << 22),
|
|
QEMU_ARCH_LOONGARCH = (1 << 23),
|
|
};
|
|
|
|
bool qemu_arch_available(unsigned qemu_arch_mask);
|
|
|
|
#endif
|